

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5





FIG. 7

DATA STOP OPERATION

DATA TRANSFER OPERATION










FIG. 10

RESPONSE CONTENT: MIRRORED COMMAND AND STATUS INFORMATION (R1 RESPONSE), OCR REGISTER (R3 RESPONSE) OR RCA (R4 AND R5), PROTECTED BY A 7BIT CRC CHECKSUM






FIG. 11








FIG. 14

9/39

OCR BIT POSITION	VDD VOLTAGE WINDOW
0-7	RESERVED
8	2.0-2.1
9	2.1-2.2
10	2.2-2.3
11	2.3-2.4
12	2.4-2.5
13	2.5-2.6
14	2.6-2.7
15	2.7-2.8
16	2.8-2.9
17	2.9-3.0
18	3.0-3.1
19	3.1-3.2
20	3.2-3.3
21	3.3-3.4
22	3.4-3.5
23	3.5-3.6
24-30	RESERVED
31	CARD POWER UP STATUS BIT (BUSY) <sup>1</sup>

1)THIS BIT IS SET TO LOW IF THE CARD HAS NOT FINISHED THE POWER UP ROUTINE

FIG. 15

NAME	FIELD	WIDTH	CID-SLICE
MANUFACTURER ID	MID	24	[127:104]
CARD INDIVIDUAL NUMBER	CIN	96	[103:8]
CRC7 CHECKSUM	CRC	7	[7:1]
NOT USED, ALWAYS '1'	-	1	[0:0]

NAME	FIELD	WIDTH	CELL TYPE	CSD-SLICE
CSD STRUCTURE	CSD_STRUCTURE	2	R	[127:126]
MMC PROTOCOL VERSION	MMC_PROT	4	R	[125:122]
RESERVED	-	<b>⊗</b> 2⊗	$\bigotimes R \bigotimes$	[121:120]
DATA READ ACCESS-TIME-1	TAAC	8	R	[119:112]
DATA READ ACCESS-TIME-2 IN CLK CYCLES (NSAC*100)	NSAC	8	R	[111:104]
MAX. DATA TRANSFER RATE	TRAN_SPEED	8	R	[103:96]
CARD COMMAND CLASSES	CCC	12	R	[95:84]
MAX. READ DATA BLOCK LENGTH	READ_BL_LEN	4	R	[83:80]
PARTIAL BLOCKS FOR READ ALLOWED	READ_BL_PARTIAL	1	R	[79:79]
WRITE BLOCK MISALIGNMENT	WRITE_BLK_MISALIGN	1	R	[78:78]
READ BLOCK MISALIGNMENT	READ_BLK_MISALIGN	1	R	[77:77]
DSR IMPLEMENTED	DSR_IMP	1	R	[76:76]
EXTERNAL V <sub>PP</sub>	VPROG	2	R	[75:74]
DEVICE SIZE MANTISSA	C_SIZE_MANT	8	R	[73:66]
DEVICE SIZE EXPONENT	C_SIZE_EXP	4	R	[65:62]
MAX. READ CURRENT @V <sub>DD</sub> MIN	VDD_R_CURR_MIN	3	R	[61:59]
MAX. READ CURRENT @V <sub>DD</sub> MAX	VDD_R_CURR_MAX	3	R	[58:56]

FIG. 17A

NAME	FIELD	WIDTH	CELL TYPE	CSD-SLICE
MAX. WRITE CURRENT @V <sub>DD</sub> MIN	VDD_W_CURR_MIN	3	R	[55:53]
MAX. WRITE CURRENT @V <sub>DD</sub> MAX	VDD_W_CURR_MAX	3	R	[52:50]
MAX. V <sub>PP</sub> CURRENT	VPP_CURR	3	R	[49:47]
ERASE SECTOR SIZE	SECTOR_SIZE	5	R	[46:42]
ERASE GROUP SIZE	ERASE_GRP_SIZE	5	R	[41:37]
WRITE PROTECT GROUP SIZE	WP_GRP_SIZE	5	R	[36:32]
WRITE PROTECT GROUP ENABLE	WP_GRP_ENABLE	1	R	[31:31]
MANUFACTURER DEFAULT ECC	DEFAULT_ECC	2	R	[30:29]
STREAM WRITE SPEED FACTOR	R2W_FACTOR	3	R	[28:26]
MAX. WRITE DATA BLOCK LENGTH	WRITE_BL_LEN	4	R	[25:22]
PARTIAL BLOCKS FOR WRITE ALLOWED	WRITE_BL_PARTIAL	1	R	[21:21]
RESERVED	-	<b>⊗</b> 5 ⊗	$\bigotimes R \bigotimes$	<i>[20:16]</i> ⊗
RESERVED	-	<b>Ж</b> З ⊗	⊗R/W⊗	[15:13]
COPY FLAG (OTP)	COPY	1	R/W	[12:12]
PERMANENT WRITE PROTECTION	PERM_WRITE_PROTECT	1	R/W	[11:11]
TEMPORARY WRITE PROTECTION	TMP_WRITE_PROTECT	1	R/W/E	[10:10]
ECC CODE	ECC	2	R/W/E	[9:8]
CRC	CRC	7	R/W/E	[7:1]
NOT USED, ALWAYS '1'	-	1		[0-0]

FIG. 17B

CSD_STRUCTURE	CSD STRUCTURE VERSION	VALID FOR MMC PROTOCOL VERSION
0	CSD VERSION NO. 1.0	MMC PROTOCOL VERSION 1.0-1.2
1	CSD VERSION 1.1	MMC PROTOCOL VERSION 1.4
2-3	RESERVED	

FIG. 18

MMC_PROT	MMC PROTOCOL VERSION
0	MMC PROTOCOL VERSION 1.0-1.2
1	MMC PROTOCOL VERSION 1.3
2-15	RESERVED

FIG. 19

TAAC BIT POSITION	CODE
2:0	TIME EXPONENT 0=1NS, 1=10NS, 2=100NS, 3=1μμS, 4=10μμS, 5=100μμS, 6=1MS, 7=10MS
6:3	TIME MANTISSA  0=RESERVED, 1=1.0, 2=1.2, 3=1.3, 4=1.5, 5=2.0, 6=2.5, 7=3.0, 8=3.5, 9=4.0, A=4.5 B=5.0, C=5.5, D=6.0, E=7.0, F=8.0
7	RESERVED

FIG. 20

TRAN_SPEED BIT	CODE
2:0	TRANSFER RAE EXPONENT 0=100KBIT/S, 1=1MBIT/S, 2=10MBIT/S, 3=100MBIT/S, 47=RESERVED
6:3	TIME MANTISSA 0=RESERVED, 1=1.0, 2=1.2, 3=1.3, 4=1.5 5=2.0, 6=2.5, 7=3.0, 8=3.5, 9=4.0, A=4.5, B=5.0, C=5.5, D=6.0, E=7.0, F=8.0
. 7	RESERVED

FIG. 21

CCC BIT	SUPPORTED CARD COMMAND CLASS
0	CLASS 0
1	CLASS 1
11	CLASS 11

FIG. 22

BL_LEN	BLOCK LENGTH	REMARK
0	$2^{0} = 1 \text{ BYTE}$	
1	$2^1 = 2 BYTES$	
11	$2^{11} = 2048 BYTES$	
12-14	RESERVED	
15	ANY	CAN BE SET BY THE HOST IN 1 BYTE STEPS BETWEEN 1 BYTE AND (THEORETICALLY) THE TOTAL DEVICE SIZE

FIG. 23

DSR_IMP	DSR TYPE
0	NO DSR IMPLEMENTED
1	DSR IMPLEMENTED

FIG. 24

VDD_R_CURR_MIN VDD_W_CURR_MIN	CODE FOR CURRENT CONSUMPTION @ V <sub>DD</sub>
2:0	0=0.5mA; 1=1mA; 2=5mA; 3=10mA; 4=25mA; 5=35mA; 6=60mA; 7=100mA
VDD_R_CURR_MAX VDD_W_CURR_MAX	CODE FOR CURRENT CONSUMPTION @ V <sub>DD</sub>
2:0	0=1mA; 1=5mA; 2=10mA; 3=25mA; 4=35mA;

FIG. 25

R2W_FACTOR	MULTIPLES OF READ ACCESS TIME
0	1
1	2 (WRITE HALF AS FAST AS READ)
2	4
3	8
4	16
5	32
6,7	RESERVED


FIG. 26

ECC	ECC TYPE	MAXIMUM NUMBER OF CORRECTABLE BITS PER BLOCK
0	NONE (DEFAULT)	NONE
1	BCH (542,512)	3
2-3	RESERVED	_

FIG. 27

			(	сомі	VIANL	CLA	ISSE.	S		
CSD FIELD	0	1	2	3	4	5	6	7	8	9
CSD_STRUCTURE	+	+	+	+	+	+	+	+	+	+
MMC_PROT	+	+	+	+	+	+	+	+	+	+
TAAC		+	+	+	+	+	+	+	+	
NSAC		+	+	+	+	+	+	+	+	
TRAN_SPEED		+	+	+	+					
CCC	+	+	+	+	+	+	+	+	+	+
READ_BL_LEN			+							
READ_BL_PARTIAL			+							
WRITE_BLK_MISALIGN					+					
READ_BLK_MISALIGN			+							
DSR_IMP	+	+	+	+	+	+	+	+	+	+
VPROG				+	+	+	+	+	+	
C_SIZE_MANT		+	+	+	+	+	+	+	+	
C_SIZE_EXP		+	+	+	+	+	+	+	+	
VDD_R_CURR_MIN		+	+							
VDD_R_CURR_MAX		+	+							
VDD_W_CURR_MIN				+	+	+	+	+	+	
VDD_W_CURR_MAX				+	+	+	+	+	+	
VPP_CURR				+	+	+	+	+	+	
SECTOR_SIZE						+	+	+	+	
ERASE_GRP_SIZE						+	+	+	+	
WP_GRP_SIZE							+	+	+	
WP_GRP_ENABLE							+	+	+	
DEFAULT_ECC		+	+	+	+	+	+	+	+	
R2W_FACTOR				+	+	+	+	+	+	
WRITE_BL_LEN				+	+	+	+	+	+	
WRITE_BL_PARTIAL				+	+	+	+	+	+	
COPY	+	+	+	+	+	+	+	+	+	+
PERM_WRITE_PROTECT	+	+	+	+	+	+	+	+	+	+
TMP_WRITE_PROTECT	+	+	+	+	十	+	+	+	+	+
ECC		+	+	+	+	+	+	+	+	
CRC	+	+	+	+	+	+	+	+	+	+

FIG. 28






FIG. 30

			,
	9		Z
	D	CRC STATUS - BUSY -	E
	d	≥	***
	d	306	* 7
	0	1	χχ.
		S	AAA4
		12	S
	1	ST	470
		35	ST
		0	S
	*		7 .
	*	A	Ę
	*	,	5
	*	17.A	S.
	*********	→-NWR-→ WRITE DATA →	5
	*	3TTE	田田
	*	WF	Š
		,	3
		1	5
	1	IR-	*
	7	N.	<u>-</u>
	7	<u> </u>	7
7	₹ <i>E</i>		Z
K.	PC.		7
Ň	S		Z
SP	N		*
RE	NTE		*
EF.	00		7
Ċ	1		7
1	S		7
NCR CARD RESPONSE	P		* * * * * *   Z   Z   Z   ***   Z   Z
	2225		*
CB			*
2			*
	-7		
*	$\dashv$		7
	4		7
CMNI	CMD		DAT
+ HOST CMND			
ŗ			

FIG. 31

	Д	,	7
	P	Ā	E XX
	P	<u>&gt;</u>	<b>***</b>
	P	30.5	*
	P	CRC STATUS - BUSY -	S
	P	S	T T
	d	ATU	55
	-	ST	TAT
	* *	SRC	SIS
	* *		7
	*		7
	* *	1	3
	* *	)AT,	S
	**************************************	TE L	7+
	*	WR	DAI
		1	S
	P	<b>A</b>	σ,
	b	WF	P
	**************************************	◆-NWR-◆ WRITE DATA →	ATA+CRC E   Z   Z   SS STATUS
	4		ď
	ď		þ
2	Ъ	<u></u>	Ē
	P	CRC STATUS	S
		ST	A
	*	RC	S
	*  *  *	9	Ś
	*  *		7
	*	<u> </u>	7 =
	*	RITE DATA 🕶	22
	* *	DA	5
	*	SITE	77
		$\geq$	DA
		<u> </u>	S
	4	-NWR-	Q S   d * d   Z   Z
	7	WW.	P
	[2]	¥	7
<b>A</b>	EZZF		7
- CARDRSP	CMD		DAT

FIG. 32

CMD S   T   CONTENT   CRC   E   Z   Z   P   SP******P   S   T   CONTENT   CRC   E   Z   Z   P   SP******P   S   T   CONTENT   CRC   E   Z   Z   Z   Z   Z   Z   Z   Z   Z	+ HOST CMND +	S T CONTENT		7 7 7 7 7 7 7 7 7
	CARD RESPONSE	CONTENT   CRC  E  Z   Z   P	← CARD IS PROGRAMMING →	D   D   D   D   D   D   D   D   E   Z   Z   Z   Z   Z   Z   Z   Z   D   D
	<u></u>			DAT D

FIG. 33

→ HOST CMND →	S T CONTENT		D Z Z S CRC F Z Z S L * * * * * * * * * * * * * * * * * *
***	·	A	**
CARD RESPONSE	<i>T</i> ∦CONTENT☆CRC≪E?	CARD IS PROGRAMMING	* * * * * * * * * * * * *
<u> </u>	Š	ARD	* * *
<n<sub>CR CYCLES&gt;</n<sub>	P × P × * * * P ×	<b>+</b>	Z Z S Z Z *
V	7 7	<b>TUS</b>	J E
Ā	CRC   E   Z   Z   P 🤾	CRC STATUS <sup>1</sup>	SCR
QVI.	O		7 2
- HOST COMMA	S T CONTENT	◆-DATA BLOCK→	00000
	CMD		DAT

1) THE CARD CRC STATUS RESPONSE WAS INTERRUPTED BY THE HOST. FIG. 34

→ HOST CMND → CONTENT ST S | T | CONTENT | CRC | E | Z | Z EP S \*\*\* S F ES ET € CONTENT € CRC € E → HOST COMMAND → <N<sub>CR</sub> CYCLES> → CARD RESPONSE CARD IS PROGRAMMING CMD DAT

FIG. 35

→ HOST CMND	S T CONTENT		2 2 2 2 2 2 2 2
	-	4	**************************************
	CRC   E   Z   Z   P   ***	- CARD IS PROGRAMMING	ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ
4	E		7
- HOST COMMAND	S T CONTENT		Z Z Z Z Z Z Z Z Z Z Z Z Z
	CMD		DAT

FIG. 36

COMMAND CLASS (CCC)	CLASS DESCRIPTION	0	1	2	3	4	7	9	10	11	12	13	15	16	17	18	20
CLASS 0	BASIC	+	+	+	+	+	+	+	+		+	+	+				П
CLASS 1	STREAM READ									+							П
CLASS 2	BLOCK READ													+	+	+	$\sqcap$
CLASS 3	STREAM WRITE																+
CLASS 4	BLOCK WRITE													+			
CLASS 5	ERASE																
CLASS 6	WRITE WRITE-PROTECTION																
CLASS 7	READ WRITE-PROTECTION																
CLASS 8	ERASE WRITE-PROTECTION																$\Box$
CLASS 9	I/O MODE																
CLASS 10-11	RESERVED																

CARD						SU	PP(	OR1	ED	CO	MΛ	ΛΑΛ	IDS	3			
COMMAND CLASS (CCC)	CLASS DESCRIPTION	24	25	26	27	28	29	30	32	33	34	35	36	37	38	39	40
CLASS 0	BASIC				$\vdash$												
CLASS 1	STREAM READ																
CLASS 2	BLOCK READ																
CLASS 3	STREAM WRITE																
CLASS 4	BLOCK WRITE	+	+	+	+									_			
CLASS 5	ERASE								+	+	+	+	+	+	+		$\neg$
CLASS 6	WRITE WRITE-PROTECTION					+		+									$\neg$
CLASS 7	READ WRITE-PROTECTION							+									$\neg$
CLASS 8	ERASE WRITE-PROTECTION					+	+	+							$\neg$		
CLASS 9	I/O MODE															+	+
CLASS 10-11	RESERVED																ヿ

FIG. 37

ARGUMENT
R3
R2
R1
R1 (ONLY FROM THE SELECTED CARD)
R2
R2
RI

FIG. 384

CMD	TYPE	ARGUMENT	RESP	ABBREVIATION	COMMAND DESCRIPTION
CMD13 AC	AC	[31:16] RCA [15:0] STUFF BITS	R1	SEND_STATUS	ADDRESSED CARD SENDS ITS STATUS REGISTER.
KCIND14	OMD14    RESERVED	VED			
CMD15 AC	AC	[31:16] RCA [15:0] STUFF BITS	l	GO_INACTIVE_STATE	SETS THE CARD TO INACTIVE STATE IN ORDER TO PROTECT THE CARD STACK AGAINST COMMUNICATION BREAKDOWNS.

FIG. 38B

CMD	TYPE	ARGUMENT	RESP	ABBREVIATION	COMMAND DESCRIPTION
CMD16 AC	AC	131:0] BLOCK LENGTH	B1	SET_BLOCKLEN	SETS THE BLOCK LENGTH (IN BYTES) FOR ALL FOLLOWING BLOCK COMMANDS (READ AND WRITE). DEFAULT BLOCK I LENGTH IS SPECIFIED IN THE CSD.
CMD17 ADTC	ADTC	[31:0] DATA ADDRESS	R1	READ_SINGLE_ BLOCK	READS A BLOCK OF THE SIZE SELECTED BY THE SET_BLOCKLEN COMMAND <sup>†</sup> .
CIMD18 ADTC	ADTC	(31:0) DATA ADDRESS	R1	READ MULTIPLE_ BLOCK	CONTINUOUSLY TRANSFERS DATA BLOCKS FROM CARD TO HOST UNTIL INTERRUPTED BY A STOP COMMAND.
©MD19	RESER	/ED			

FIG. 39

	ſ <u>.</u>	<b>*****</b>
	#	
	12-	
		$\times\!\!\times\!\!\times\!\!\times$
	47	<b> </b>
	WRITES DATA STREAM FROM THE HOST, STARTING AT THE GIVEN ADDRESS, UNTIL A STOP_TRANSMISSION FOLLOWS.	
	9	$\bowtie \bowtie$
	≥≥	<b>1</b> 000000000000000000000000000000000000
	50	$\otimes \otimes \otimes \otimes$
	£ 50	<b>!</b>
	Z X	[XXXXXX
	233	<b>*****</b>
	~ S	<b>K</b>
	F-,C2	
	SS	<b>!</b>
	04	<b>******</b>
	ΞŒ	<b>******</b>
	ш <i>Е</i> .	
	王。	XXXXX
	$\vdash$	XXXXXX
	~2	
	15.5	<b>*****</b>
_	2	
~	17.	!XXXXX
0	1	
$\vdash$	25	<b>****</b>
0	45	XXXXX
$\overline{\Omega}$	E F	<b>KXXXXX</b>
22	94	[XXXXXXX]
$\widetilde{\mathcal{S}}$	122	<b>K</b> ********
и́	ကည	k*****
Ö	<b>東区</b>	
COMMAND DESCRIPTION	印状	<b> </b>
=	1 ひびい	RXXXXXX
$\leq$	1712	<b>!</b>
7	S Z Z	
$\geq$	₩20	<b>1</b> 000000000000000000000000000000000000
$\geq$		<b>******</b>
Ö	263	XXXXX
$\tilde{c}$	300€	<b> </b>
		<b>****</b>
		XXXXX
	WRITE_DAT_UNTIL- STOP	
-		KXXXXX
<b>1BBREVIATION</b>		
$\approx$	5	<b>*****</b>
$\vdash$	\ \ <sub> </sub>	IXXXXX
7	1-12	
$\leq$	40	$\bowtie$
111	0.5	XXXXXX
Œ	100	×××××
9	F-171	
99		<b>!</b>
1	1 45	<b>1</b> 000000000000000000000000000000000000
		<b>1</b> 000000000000000000000000000000000000
		<b>1</b> 0000000
	Ì	<b>1</b>
		<b>******</b>
		<b>1</b> ************************************
		XXXXX
		XXXXXXX
0		XXXXXX
ď	B	
ESP.	118	
<b>PESP</b>	R1B	
RESP		
IT RESP		
V.		
ARGUMENT RESP		
V.	A S	
V.		)
V.		G.
V.		JED.
V.		3VED
ARGUMENT	[31:0] DATA ADDRESS	FRVED
ARGUMENT	[31:0] DATA ADDRESS	SERVED
ARGUMENT	[31:0] DATA ADDRESS	ESERVED
V.	[31:0] DATA ADDRESS	RESERVED
ARGUMENT	[31:0] DATA ADDRESS	RESERVED
ARGUMENT	[31:0] DATA ADDRESS	RESERVED
TYPE ARGUMENT	[31:0] DATA ADDRESS	71 RESERVED
TYPE ARGUMENT	[31:0] DATA ADDRESS	721 RESERVED
TYPE ARGUMENT	[31:0] DATA ADDRESS	1021 1023 RESERVED
ARGUMENT		WD21 MD23 RESERVED

FIG 40

CMD TYPE	TYPE	ARGUMENT	RESP	ABBREVIATION	COMMAND DESCRIPTION
CMD24 ADTC	ADTC	[31:0] DATA ADDRESS	R1B	WRITE_BLOCK	WRITES A BLOCK OF THE SIZE SELECTED BY THE SET_BLOCKLEN COMMAND. $^{\dagger}$
CMD25 ADTC	ADTC	[31:0] DATA ADDRESS	R1B	WRITE_MULTIPLE_ BLOCK	CONTINUOUSLY WRITES BLOCKS OF DATA UNTIL A STOP_TRANSMISSION FOLLOWS.
смD26	SMD26 ADTC	[31:0] STUFF BITS	R1B	PROGRAM_CID	PROGRAMMING OF THE CARD IDENTIFICATION REGISTER. THIS COMMAND SHALL BE ISSUED ONLY ONCE PER MING CARD. THE CARD CONTAINS HARDWARE TO PREVENT THIS OPERATION AFTER THE FIRST PROGRAMMING. NORMALLY THIS COMMAND IS RESERVED FOR THE MANUFACTURER.
CMD27	ADTC	CMD27   ADTC   [31:0] STUFF BITS	R1B	PROGRAM CSD	PROGRAMMING OF THE PROGRAMMABLE BITS OF THE CSD.

FIG. 4

10 × 10 ,\*

FIG. 42

									Т		Т	٦	
CUMMIAND DESCRIPTION	SETS THE ADDRESS OF THE FIRST SECTOR OF THE EDASE.	SETS THE ADDRESS OF THE LAST SECTOR IN A CONTIN-	JOUS RANGE WITHIN THE SELECTED ERASE GROUP, OR THE ADDRESS OF A SINGLE SECTOR TO BE SELECTED FOR FRASE	PERMANYED ONE DELVIOLISIY SELECTED SECTOR FROM	THE ERASE SELECTION.	SETS THE ADDRESS OF THE FIRST ERASE GROUP WILHIN	A RANGE TO BE SELECTED FOR ERASE	SETS THE ADDRESS OF THE LAST ERASE GROUP WITHIN	A CONTINUOUS RANGE TO BE SELECTED TOTAL CONTIN	REMOVES ONE PREVIOUSLY SELECTED ERASE GROOT	FROM THE EMASE SELECTION	ERASES ALL PREVIOUSLY SELECTED SECTORS	
ABBREVIATION	TAG SECTOR_START		TAG_SECTOR_END		UNTAG_SECTOR	TAN EDACE CROIP	IAG_ENASE_GINGOI_ START	TAG ERASE GROUP	END	UNTAG ERASE	GRŌUP	FRASE	בוניסב
ARGUMENT RESP [31:0] DATA R1			B1		B1		R1		æ		E E	040	
		ADDRESS	(31:0] DATA ADDRESS		[31:0] DATA	AUURESS	[31:0] DATA	ADDNESS	ANDRESS	TO 1.01 DATA	ANDESS SANDESS	AUDILOS OTILOS	(31:0) SIUFF BIIS
TYPE		AC	AC		1		1	- 1	AC		AC	١	- AC
CMD	MDEX		смрзз		CMD 34	FOCIMO	CMD35	200	0MD36		CMD37		CMD38
	TYPE ARGUMENT RESP ABBREVIATION	TYPE ARGUMENT RESP ABBREVIATION 1,0 [31:0] DATA R1 TAG SECTOR_START	TYPE ARGUMENT RESP ABBREVIATION AC [31:0] DATA R1 TAG_SECTOR_START ADDRESS	TYPE ARGUMENT RESP ABBREVIATION  AC [31:0] DATA R1 TAG_SECTOR_START  AC [31:0] DATA R1 TAG_SECTOR_END	TYPE ARGUMENT RESP ABBREVIATION  AC [31:0] DATA R1 TAG_SECTOR_START ADDRESS R1 TAG_SECTOR_END R5 ADDRESS R1 TAG_SECTOR_END	TYPE ARGUMENT RESP ABBREVIATION  AC [31:0] DATA R1 TAG_SECTOR_START  AC [31:0] DATA R1 TAG_SECTOR_END  AC [31:0] DATA R1 UNTAG_SECTOR	TYPE ARGUMENT RESP ABBREVIATION  AC [31:0] DATA R1 TAG_SECTOR_START  AC [31:0] DATA R1 TAG_SECTOR_END  AC [31:0] DATA R1 UNTAG_SECTOR  AC ADDRESS R1 UNTAG_SECTOR	TYPE         ARGUMENT         RESP         ABBREVIATION           AC         [31:0] DATA         R1         TAG_SECTOR_START           AC         [31:0] DATA         R1         TAG_SECTOR_END           AC         [31:0] DATA         R1         UNTAG_SECTOR           AC         [31:0] DATA         R1         TAG_ERASE_GROUP_START           AC         [31:0] DATA         R1         TAG_ERASE_GROUP_START	TYPE         ARGUMENT         RESP         ABBREVIATION           AC         [31:0] DATA         R1         TAG_SECTOR_START           AC         [31:0] DATA         R1         TAG_SECTOR_END           AC         [31:0] DATA         R1         UNTAG_SECTOR           AC         [31:0] DATA         R1         TAG_ERASE_GROUP_           AC         [31:0] DATA         R1         TAG_ERASE_GROUP_           AC         [31:0] DATA         R1         TAG_ERASE_GROUP_	TYPE         ARGUMENT         RESP         ABBREVIATION           AC         [31:0] DATA         R1         TAG_SECTOR_START           AC         [31:0] DATA         R1         TAG_SECTOR_END           AC         [31:0] DATA         R1         TAG_SEASE_GROUP_START           AC         [31:0] DATA         R1         TAG_START           AC         [31:0] DATA         R1         TAG_START           AC         [31:0] DATA         R1         TAG_START           AC         [31:0] DATA         R1         TAG_STASE_GROUP_START	TYPE         ARGUMENT         RESP         ABBREVIATION           AC         [31:0] DATA         R1         TAG_SECTOR_START           AC         [31:0] DATA         R1         TAG_SECTOR_END           AC         [31:0] DATA         R1         UNTAG_SECTOR           AC         [31:0] DATA         R1         TAG_ERASE_GROUP_START           AC         [31:0] DATA         R1         END           AC         [31:0] DATA         R1         TAG_ERASE_GROUP_START	TYPE         ARGUMENT         RESP         ABBREVIATION           AC         [31:0] DATA         R1         TAG_SECTOR_START           AC         [31:0] DATA         R1         TAG_SECTOR_END           AC         [31:0] DATA         R1         TAG_ERASE_GROUP_           AC         [31:0] DATA         R1         GROUP_	TYPE         ARGUMENT         RESP         ABBREVIATION           AC         [31:0] DATA         R1         TAG_SECTOR_START           AC         [31:0] DATA         R1         TAG_SECTOR_END           AC         [31:0] DATA         R1         TAG_ERASE_GROUP_START           ADDRESS         R1         GROUP_START           ADDRESS         R1         GROUP_START           ADDRESS         R1         GROUP_START

CMD	TYPE	ARGUIMENT	RESP	ABBREVIATION	COMMAND DESCRIPTION
СМДЗЭ	AC	[31:16] RCA [15:8] REGISTER ADDRESS [7:0] REGISTER DATA	R4	FAST_10	USED TO WRITE AND READ 8 BIT (REGISTER) DATA FIELDS. THE COMMAND ADDRESSES A CARD AND A REGISTER AND PROVIDES THE DATA. THE R4 RESPONSE CONTAINS DATA READ FROM THE ADDRESSED REGISTER. THIS COMMAND ACCESSES APPLICATION DEPENDENT REGISTERS WHICH ARE NOT DEFINED IN THE MMC
CMD40	BCR	[31:0] STUFF BITS	R5	GO_IRQ_STATE	SETS THE SYSTEM INTO INTERRUPT MODE
CMD41-	RESERVED	IVED			
CMD60- 63	RESEF	RESERVED FOR MANUFACTURER	ER		

FIG. 44

IT POSITION   4	47	46	[45:40]	[39:8]	· [7:1]	0
WIDTH (BITS)	1	1	9	32		1
/ALUE	,0,	,0,	X	Χ	Χ	, ,
DESCRIPTION	START BIT	TRANSMISSION CC	COMMAND INDEX	CARD STATUS	CBC7	END BIT

BIT POSITION   135		134	[133:128]	[127:1]	0
WIDTH (BITS)	_	-	9	127	Į
VALUE	,0,	,0,	,111111,	Χ	ı,
DESCRIPTION	START BIT	TRANSMISSION BIT	RESERVED	CID OR CSD REGISTER INCL. INTERNAL CRC7	END BIT

FIG. 45

BIT POSITION	47	46	[45:40]	[39:8]	[7:1]	0
WIDTH (BITS)	1	1	9	32	7	1
VALUE	,0,	,0,	411111	X	1111111	,1,
DESCRIPTION	START BIT	TRANSMISSION BIT	RESERVED	OCR REGISTER	RESERVED	END BIT

FIG. 47

BIT POSITION 47	47	46	[45:40]		[39:8] ARGUMENT FIELD	IELD	[7:1]	0
WIDTH (BITS)	1	1	9	16	8	8	2	1
VALUE	,0,	,0,	X \.111001'	X	X	X	X	ι,
DESCRIPTION START BIT	START BIT	TRANSMISSION BIT	68ДМО	RCA [31:16]	REGISTER ADDR. [15:8]	READ REGISTER CONTENTS [7:0]	CRC7	END BIT

FIG 48

BIT POSITION 47	47	46	[45:40]	139 ARGUINE,	[39:8] ARGUMENT FIELD	[7:1]	0
WIDTH (BITS)	1	1	9	16	16	2	1
VALUE	,0,	,0,	,101000,	Х	X	X	, <b>L</b> ,
DESCRIPTION START BIT	START BIT	TRANSMISSION BIT	CMD40	RCA [31:16] OF WINNING CARD OR OF THE HOST	[15:0] NOT DEFINED. MAY BE USED FOR IRQ DATA	CRC7	END BIT

FIG. 49

			<u> </u>	9/39	
BITS	IDENTIFIER	TYPE	VALUE	DESCRIPTION	CLEAR COND- TION
31	OUT_OF _RANGE	ER	'0'=NO ERROR '1'=ERROR	THE COMMAND'S ARGUMENT WAS OUT OF THE ALLOWED RANGE FOR THIS CARD.	С
30	ADDRESS_ERROR	ERX	'0'=NO ERROR '1'=ERROR	A MISALIGNED ADDRESS WHICH DID NOT MATCH THE BLOCK LENGTH WAS USED IN THE COMMAND.	С
29	BLOCK_LEN_ERROR	ER	'0' = NO ERROR '1' = ERROR	THE TRANSFERRED BLOCK LENGTH IS NOT ALLOWED FOR THIS CARD, OR THE NUM- BER OF TRANSFERRED BYTES DOES NOT MATCH THE BLOCK LENGTH.	С
28	ERASE_SEQ_ERROR	ER	'0'=NO ERROR '1'=ERROR	AN ERROR IN THE SEQUENCE OF ERASE COMMANDS OCCURRED.	С
27	ERASE_PARAM	EX	'0'=NO ERROR '1'=ERROR	AN INVALID SELECTION OF SECTORS OR GROUPS FOR ERASE OCCURRED.	С
26	WP_VIOLATION	ERX	'0'=NOT PROTECTED '1'=PROTECTED	ATTEMPT TO PROGRAM A WRITE PRO- TECTED BLOCK.	С
25 24			RESER	VED	
23	COM_CRC_ERROR	ER	'0'=NO ERROR '1'=ERROR	THE CRC CHECK OF THE PREVIOUS COMMAND FAILED.	В
22	ILLEGAL_COMMAND	ER	'0'=NO ERROR '1'=ERROR	COMMAND NOT LEGAL FOR THE CARD STATE	В
21	CARD_ECC_FAILED	EX	'0'=SUCCESS '1'=FAILURE	CARD INTERNAL ECC WAS APPLIED BUT FAILED TO CORRECT THE DATA.	С
20	CC_ERROR	ERX	'0'=NO ERROR '1'=ERROR	INTERNAL CARD CONTROLLER ERROR	С
19	ERROR	ERX	'0'=NO ERROR '1'=ERROR	A GENERAL OR AN UNKNOWN ERROR OCCURRED DURING THE OPERATION.	С
18	UNDERRUN	EX	'0'=NO ERROR '1'=ERROR	THE CARD COULD NOT SUSTAIN DATA PROGRAMMING IN STREAM READ MODE	С
17	OVERRUN	EX	'0'=NO ERROR '1'=ERROR	THE CARD COULD NOT SUSTAIN DATA PROGRAMMING IN STREAM WRITE MODE	С
16	CID/ CSD_OVERWRITE	ER	'0'=NO ERROR '1'=ERROR	CAN BE EITHER ONE OF THE FOLLOWING ERRORS: -THE CID REGISTER HAS BEEN ALREADY WRITTEN AND CAN NOT BE OVERWRITTEN -THE READ ONLY SECTION OF THE CSD DOES NOT MATCH THE CARD CONTENTAN ATTEMPT TO REVERSE THE COPY (SET AS ORIGINAL) OR PERMANENT WP (UNPROTECTED) BITS WAS MADE.	С

FIG. 50A

BITS	IDENTIFIER	TYPE	VALUE	DESCRIPTION	CLEAR COND- TION
15	WP_ERASE_SKIP	SX	'0'=NOT PROTECTED '1'=PROTECTED	ONLY PARTIAL ADDRESS SPACE WAS ERASED DUE TO EXISTING WRITE PRO- TECTED BLOCKS.	C
14	CARD_ECC_DISABLED	SX	'O'=ENABLED '1'=DISABLED	THE COMMAND HAS BEEN EXECUTED WITHOUT USING THE INTERNAL ECC.	А
13	ERASE_RESET	SR	'0'=CLEARED '1'=SET	AN ERASE SEQUENCE WAS CLEARED BEFORE EXECUTING BECAUSE AN OUT OF ERASE SEQUENCE COMMAND WAS RECEIVED	С
12:9	CURRENT_STATE	SX	0=IDLE 1=READY 2=IDENT 3=STBY 4=TRAN 5=DATA 6=RCV 7=PRG 8=DIS 9-15=RESERVED	STATE OF THE CARD. THE FOUR BITS ARE INTERPRETED AS A BINARY CODED NUMBER BETWEEN 0 AND 15.	В
8	READY_FOR_DATA	SX	'O'=NOT READY '1'=READY	CORRESPONDS TO BUFFER EMPTY SIGNALLING ON THE BUS	А
70	RESERVED				

FIG. 50B

S	START BIT (='0')
T	TRANSMITTER BIT (HOST='1',CARD='0')
P	ONE-CYCLE PULL-UP (='1')
Ε	END BIT (=1)
Ζ	HIGH IMPEDANCE STATE (->='1')
D	DATA BITS
*	REPETITION
CRC	CYCLIC REDUNDANCY CHECK BITS (7 BITS)
	CARD ACTIVE
	HOST ACTIVE

FIG. 51




FIG. 52




FIG. 53

	- Host command -	10	-		
CMD	ST ///content // CRC E Z	7 * *	* * * * Z	ST content	Z Z Z

FIG. 54




FIG. 55

FIG. 56

		-N <sub>CR</sub> cyclesRe	
CMD	ST ///content /// CRC E	ZZP * * * PST con	ntent   CRC E
		N <sub>AC</sub> cycles →	-Read Data
DAT	Z Z Z * * * * * Z Z Z Z	Z Z P * * * * * * * * * * * P	S D D D * * *

FIG. 57

	── Host command —>		-/	$c_{CR} c$	ycle	S-	-			-Fi	es	spo	on	Se	9 –			-
CMD	ST content CRC E	Ζ	Ζ	P *	*	*	Dξ	I		C	or	te	ηt		C	ìR	Ĉ	Ë
DAT	DDD * * * * * * * * DD	D	Ë	Z Z	* *	* *	* *	*	* *	*	*	* *	*	*	*	* *	*	*

FIG. 58





FIG. 59






FIG. 61

	→ Host command → <n<sub>CR cycles&gt;</n<sub>	Host command
CMD	ST content CRC EZZPP*****PST content CRC E	S T content
	Card is programming ———	
DAT	DDDDDDDDDEZZŠL***************	ZZZZZZ

FIG. 62




FIG. 63




FIG. 64




FIG. 65




FIG. 66





FIG. 67






FIG. 69




FIG. 70




FIG. 71